

API - Application Programming Interface

Introduction to Computer Engineering

9 8 21

• Karu (CPU) → TA Danted (Robtics) →
Smaller = more TA (Info Systems)

CS-EE 252

- programmable computers: modify behavior
 - fixed function computers: microprocessors, (fixed chips)
- Moore's Law:** The size of transistor are reduced every 6-14 months
- Transistors: → source, drain, Gate (an electric field)
 Gate: allows current to flow from source to drain
 4 Bits / Logic (0's & 1's) * End Gate *

Computers have gates cheaper / faster - ^{used to consume} less power

Abstraction: "How do people program w/o knowing transistors?"

↳ Interface & how

Devices → circuits → microarchitecture → architecture (ISA) →
 → Compiler → logic

fixed function ← programmable →
 ↳ primitive language
 ↳ finite state machines (adder, multiplier)

Assembly → representation of **ISA**.

→ DEPTC → Atulya

Turing Machines: Universal Computation - 13-2021

Problem Statement

- Stated using "natural languages"
- may be ambiguous, imprecise

Algorithm

- Step-by-step procedure, guaranteed to finish
- definition: effective computability, ^{finite} (finite)

Program

Instruction Set Architecture (ISA)

Microarchitecture

Logic Circuits

partes

LC3 → Simple Computer


Bits, Data Types, and Operations

9 13 21

How to represent data on a computer

- ① presence of voltage "state 1"
- ② absence of voltage "state 0"

Computers use a binary digital system



Bit: a basic unit of information

2ⁿ

a collection of 2 bits has four possibilities

a collection of 3 bits has eight possibilities

Numbers: signed, unsigned, integers, floating point, complex...

Text: characters, strings

Images: pixels, colors, shapes

Logic: true, false

Instructions

Data type: representation / operations

weighted positional notation "329"

Unsigned Integers:

represent 5 using string of ones

10² x 3 is worth 300
10¹ x 2 is worth 20
10⁰ x 9 is worth 9

2 ²	2 ¹	2 ⁰	
0	0	0	0
0	0	1	1
0	1	0	2
0	1	1	3
1	0	0	4
1	0	1	5
1	1	0	6
1	1	1	7

Unsigned Binary Arithmetic

10010
+ 1001

11011

Base 2 "101" = 5

2² x 4
2¹ x 0
2⁰ x 1

most sig. least sig.


★ Most Sig. bit

(Continued) How many bits? 9 13 21

Signed Integers:

with n bits. = 2^n distinct values
 - assigned \approx half to positive integers
 1 thru 2^{n-1}

Two's complement - make arithmetic easy to do...
 ignoring the carry out - "overflow"



\therefore write all the leading zeros
 - The most sig. bit indicates pos/neg.
 - If 1 then it is a neg. #

2^3	2^2	2^1	2^0	
1	0	0	0	-8
1	0	0	1	-7
1	0	1	0	-6
1	0	1	1	-5
1	1	0	1	-4
1	1	0	0	-3
1	1	1	0	-2
1	1	1	1	-1

Range of an n -bit number:
 -2^{n-1} thru $2^{n-1}-1$

★ Converting to Binary

- ① If leading bit is 1 are take two's complement.
- ②
- ③

- Conversion
- Addition / subtraction
- Floating point / fraction
- ASCII

~ you will know how many bits

9/15/21

0	1
1	2
2	4
3	8
4	16
5	32
6	64
7	128
8	256
9	512
10	1024

- DIVISION:**
- ① Divide by two
 - ② Keep dividing by 2
- write remainders right to left
 - ③ append

00100111 (7 bits)
 $2^5 2^4 2^3 2^2 2^1 \dots$

Representations

Operations: addition, subtraction
 Logical operators: AND, OR, NOT, XOR

addition

$$\begin{array}{r} 01101000 \quad (104) \\ 11110000 \quad (-16) \\ \hline 01011000 \quad (98) \end{array}$$

$$\begin{array}{r} 11110110 \quad (-10) \\ 11110111 \\ \hline 100001101 \quad (-19) \\ 1,110,1101 \\ \hline 100 \end{array}$$

To get negative flip bits and add one

$$19 \quad 15 \quad 16 + 2 + 1$$

$$2^4 + 2^1 + 2^0$$

$$10011$$

$$2^3 \quad 2^2 \quad 2^1 \quad 2^0$$

Subtraction - negate one number and add both together

Sign Extension: take sign bit and copy it into remaining unsigned bit

$$\begin{array}{l} \text{4 bit} \\ 0100 \quad (4) \end{array} = \begin{array}{l} \text{8 bit} \\ 0000100 \quad (4) \end{array}$$

operators

A	B	A ^ B	A v B	A -> B	~A	~B
1	1	0	1	1	0	0
0	1	1	1	0	1	0
1	0	1	0	0	0	1
0	0	0	0	1	1	1

theorem proof

Hexadecimal notation (NOT a Representation)
 base-16 1-9 + A-F

Fractions

(Fixed point v. floating)
 00101000.101 (40.625)
 111111.0110 (-1.25)

Scientific notation very large or small
 S: sign of fraction
 N: -8 * 10 of fraction

IEEE-754 (32-bit)


Imagine abstract reality - Supranas

Building Blocks of Computers

* transistor: Microprocessors contain MILLIONS of transistors


Intel pentium II 7 million
 Compaq alpha 2864 15 million
 pentium III 28 million
 NVIDIA A100: 54 Billion

Logic: AND OR NOT




N-Type: When Gate has positive voltage (high) short circuit between #1 and #2 **CLOSED**

When Gate has zero voltage system (switch is open)




NOT OR NOR gate


P-Type: When gate has positive gate, is open when neg. gate is closed



A	B	C
0	0	1
0	1	0
1	0	0
1	1	0




NOT Gate: (inverter)



MOS: metal Oxide Semiconductor
 CMOS: (complementary)

Gate, Source Drain

- Terminal #1 \downarrow
- Terminal #2 \downarrow
- Symbol ESD: \downarrow
- Symbol VDD / POWER / HIGH VOLTAGE: \uparrow
- Red lines for N-TYPE
- Terminal #1 connected to output or Terminal #2
- Transistors don't drive signal to ground




Typical Values

V _{DD}	V _{GS}	V _{DS}
+5V, +3.3V, +2.9V, 0, +1.1V	0.5	2.4, 29 volts

CMOS circuits use both N-Type & P-Type
9/27/21

NOR Gate









A = C
B = 0
C = 1

--


--	--	--

Practice Build a three input NOR Gate

Basic Logic Gates



A	B	C	D
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	0
1	0	0	0
1	0	1	1
1	1	0	0
1	1	1	0



It is not possible to produce 1 with any two multiplication that includes a zero.

Remember De Morgan's Law


$$A+B \rightarrow \overline{\overline{A+B}}$$

$$\rightarrow \overline{(\overline{A} \wedge \overline{B})} \rightarrow \overline{\overline{A}} \vee \overline{\overline{B}}$$

De Coder


A	B	D ₀	D ₁	D ₂	D ₃
0	0	1	0	0	0
0	1	0	1	0	0
1	0	0	0	1	0
1	1	0	0	0	1

2bt



Multiplexer (Mux)


9 29 21



n-bit selector
 2^n inputs one
 output

- A if $S=00$
- B if $S=01$
- C if $S=10$
- D if $S=11$

4-to-1 MUX



R-S Latch // Clear R-S Latch

$R=S=1$

• Hold current latch value

$S=0, R=1$

• Set value to 1

$R=0, S=1$

• Set value to 0


adder w/ Subtractor
 ↳ Multiplexer

$R=S=0$

• both outputs equal one
 • final state determined by electrical properties of gates

Don't do this


Four-bit adder



State Machines


↳ The state of a system is a snapshot of all the relevant elements of the system at the moment the snapshot is taken.

State Diagram shows states and actions that cause a transition between states.




State Machine


10/1/2021



↳ Capture new value at clock edge

Every flip-flop has an input/output






Review remember the range of 2's complement is always (-2^{n-1}) to $(2^{n-1}-1)$

example in 2 bits the range is

4-bit (-2^{4-1}) to $(2^{4-1}-1)$ or (-2^3) to (2^3-1) or (-8) to (7)

2-bit (-2^{2-1}) to $(2^{2-1}-1)$ or (-2^1) to (2^1-1) or (-2) to (1)



$$1+2+4 = 7$$

1000

-2

1001

$$2+2+2+2 = 8$$

$$8-1 = 7$$

$$-8 + 7 = -1$$

in 2's

$$1111 = -1$$

Fixed Point Representation

111, 111 6-bits total

$$-1 + 0.875 = -0.125$$

$$\frac{1}{2} + \frac{1}{4} + \frac{1}{8} =$$

Floating Point

example $\rightarrow 1.625$

10111



sign

8-bit

Fractional
23-bits

R-S Latch Simple Storage Element

10.6.21



Summary

$R=S=1$

• Holds current state

$S=0, R=1$


• set to 1

$R=0, S=1$

• set to 0

NAND Truth		
A	B	C
0	0	1
0	1	1
1	0	1
1	1	0

Gated D-Latch




A Flip-Flop is made of two D-latches

Memory (Single Register)

Address Space

of locations $N = 2^n$

IS usually powers of 2 } Locations



addressability

of bits

per locations

to find "least recently used"

* Write Enable = WE


Word Select

Read Enable

Nonvolatile Storage (USB flash, Hard Drive)

Boolean Logic to Logic Gates


$$(\neg(A \vee B \vee C)) \wedge (\neg C \vee \neg D) \wedge (\neg E \vee C)$$



The Von Neumann Model (1943 - 1945)

the 1st draft of a report on EDVAC

memory, processing unit, control unit
created the concept of programmable computer



- MAR
- Memory Address Register
- MDR
- Memory Data Register
- PC
- Program Counter
- IR
- Instruction Register
- ALU

Basic Operations

- memory - Address
- Contexts
- Unique n-bit identifier
- n-bit stored in each
- LOAD
- STORE
- aka Read/Write

Not a stored program machine


Alma siff - Berry Computer

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

ADD	Dst	Src-1	0	00	Src 2			
-----	-----	-------	---	----	-------	--	--	--

add the contents of R2 to the contents of R6 and store the result in R6.

$K=2^n$
address



Interface To Memory

- ① write the address (A) to MAR
- ② Send a "read" signal to memory
- ③ Read the data from MDR m -bits

- ① write the data (X) to the MDR
- ② Write the address (CA) to the MAR
- ③ Send the write signal to memory

ALU - Arithmetic Logical Unit
 Functional unit! - multiply, square, root, etc.
 Reg refers temp storage, 8 LC-2 (R0...Rq)
 word size LC-2 is 16-bit

Input / Out port } (Keyboard, mouse, scanner, Disk)
 LC-3 Supports input/output } Monitor, printer, LED, Disk

- disk, network is both Input / Out port

Control Unit


- IR Instruction Register
- PC Program Counter
- Control unit → reads an instruction from memory
 → interprets the instruction

Instruction - fundamental unit of work

opcode - operation to be performed

Operand - detail location to be used for operation

sequence



15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Add	Dst	Src 1	0	0	0	Src 2	10	15	21
-----	-----	-------	---	---	---	-------	----	----	----

Van Neuman Model continued

6 clock cycles — Finish some instruction every clock cycle

- Step 1: Fetch - instructions from memory
- Step 2: Decode - instructions
- Step 3: Evaluate - address
- Step 4: Fetch - operations from memory
- Step 5: Execute - operations
- Step 6: Store - results



Base + offset

LDR	Dst	Base	off set
15 14 13 12	11 10 9	8 7 6	5 4 3 2 1 0

0 1 1 0 | 0 1 0 | 0 1 1 | 0 0 0 1 1 0

add the value 6 to the contents of R3 to form a memory address. Load the contents stored in that address to R2.

ADD	00 01	requires 3 operands (destination, two sources)
LDR	01 10	requires 2 operands (got / store to)
JMP	11 00	

MIPs vs MHz

↳ millions of clock cycle per second
 ↳ million instructions per second

Assume a computer program has 5 instructions the clock frequency is 1GHz. How

Assume a program with 20% type-1 instructions and 80% type-2 instructions:

Type 1 finishes in 5 cycles

Type 2 finishes in 7 cycles

Assume the clock speed is 4GHz

F-D-E-For-E-w each phase is one clock cycle.

= 100011101011


9089

10 18 21

ADD	Dst1	Src1	Dst2	Src2	LDR	Dst	Base	offset
0001	110	010	000	110	0110	010	011	000110


Register #	Value
R0	64
R1	31
R2	43
R3	1024
R4	2396
R5	1496
R6	9089
R7	1096

Address	Value
2048	64
1030	31
1024	43
...	1024
98	2396
96	1496
...	9089
0	1096



$MAR = \text{value}(R3) + \text{offset} = 1030 - 73$
 $Dst = R2$
 $Base = R3$
 $Offset = 6$

252 Special
 $MAR = \text{value}(Dst) + \text{offset}$
 $Dst = \text{memory}[MAR]$



★ Critical loops → less gates → faster transistors

★ Add → the access memory can be enhanced

Two Goals

- IEL3 Instructions set which is the interface
 - Syntax of bits
 - Semantics - what a bit mean
- IELB datapaths and how the machine works (Microarchitecture)
- Some programming

Instruction Set Architecture

ISA = All of the **programmable-visible** components and operators of the computer

Memory organization

- address space - how many locations can be addressed
- addressability - how many bits per location

Register set

- How many? what size? how are they used?

Instruction set

- Opcodes - data types - addressing modes

ISA provides all information needed for someone that wants to write a program in machine language

- from a High Level language to machine language

IEL3 Overview - Instruction Set

- Memory - address space: 2^{16} locations (16-bit addresses)
- addressability: 16 bits

Registers

- temporary storage, accessed in a single machine cycle + accessing memory generally takes longer than 1 cycle
- eight general purpose registers $R_0 - R_7$
- each 16 bits wide
- how many bits to uniquely identify register
- Other registers
 - not directly addressable, but used by (and affected by) instructions
 - PC - (program counters) condition codes

Opcodes

- 15 opcodes
 - Operate: ADD, AND, NOT
 - Data Movement: LD, LDI, LDR, LEA, ST, STR, STI
 - Control: BR, JSR, BSR, JMP, RII, TRAP
- * Some opcodes "set/clear condition codes, based on result"
 - N = not equal, Z = zero, P = positive (>0)

ALU - Arithmetic Logic Unit

(continued)

Data Types

- 16-bit 2's complement integers

→ filling zero - zero extend (ZEXT)
 Rem: sign extend (SEXT)

Addressing Modes

- How is the location of an operand specified?


- non-memory address immediate, register

- memory address PC-relative, indirect, base + offset
 "... to current address in program"


Operate Instructions

AND, ADD, NOT

NOT:



ADD / AND



ADD:

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
0001 DST SRC 0 00 SRC

AND:


0101 DST SRC 10 00 SRC

ADD/AND (Immediate)


ADD




AND



Register File



SEXT = sign extended



How to subtract? w/ only ADD, AND, NOT

→ (74 bits of X ADD 1) ADD Y

How do we OR? "ve Morgan's

$$\neg(\neg A \wedge \neg B) = A \vee B$$

How do we copy? from one reg. to another

AND X with all 1s ADD, R_d, R_s, 0

How do we initialize to zero? "

→ AND X with all zeros

Data Movement Instructions

Load - read data from memory to register

- LD: PC-relative mode
- LDR: base + offset mode
- LDR: Indirect mode



Store - write Data

- ST: PC-relative mode
- STR: base + offset
- STR: Indirect mode


Load effective address - Compute address, save in register

- LEA: Immediate mode
- Does not access memory


LD (PC-Relative)



LD (PC-Relative)



LDI (Indirect)



ISA Summary	10	25	R1
-------------	----	----	----

NOT				
ADD				
AND				
ADD				
AND				
LD				
ST				
LDI				
STI				
DR				
TR				
EA	1110	DSE	PC Offset 9	$RF[DSE] = PC + SEXT(PC[4:7])$
BR		N Z P		

Control Instructions

Used to alter the sequence of instructions by changing the Program Counter

Conditional Branches

- Branch is taken if a specified condition is true
 - > signed offset is added to PC to yield new PC
- else - the branch is not taken
 - > PC is NOT changed, points to next sequential instruction.

Unconditional Branches

- always changes the PC
- TRAP**
 - changes PC to address of a trap
 - routine will return control to next

Condition Codes

LEB has three condition code registers:

- N Negative
- Z Zero
- P Positive (greater than zero)

Set by any instruction that writes a value to a register (ADD, AND, NOT, LD, LDR, LDI, LEA)

Exactly one will be set at all times
 - Based on last instruction that alters a register

JMP
TRAP
TOL

Branch Instructions

Branch specifies one or more condition codes.



If the set bit is specified, the branch is taken.

• PC-Relative addressing: offset (ZRF:0) is made by adding signed offset (ZRF:0) to current PC.

• Note: PC has already been incremented by FETCH - stage.

• Note: target must be within 256 words of BR-Instructions (9-Bits).

If the branch is not taken, the next sequential instruction is executed.





JMP (Register)

- Jump is an unconditional branch - always taken.

• target address is the contents of a register


• allow any target address.



\swarrow MDR, MAR, memory, IR, PC, Reg File, SR1, SR2, SR3
 clock elements.

Using Branch Instructions

Compute sum of 12 integers
 numbers start at locate $\times 3100$. Program starts at
 locate $\times 3000$.



Data Path Components

- Global Bus**
 - special set of wires that carry 16-bit signal
 - inputs to the bus are tri-state devices
 - only one 16-bit signal enabled
 - any number of components can read the bus
- memory**
 - control and data registers for memory and I/O devices
 - memory, MAR, MDR (also control signal for read/write)
- ALU**
 - accepts inputs from register file and from sign-extended bits from IR (immediate field)
 - output goes to bus
 - used by condition-code logic; register file, memory.
- Register File**
 - two read address (SR1, SR2) one

\swarrow 16 ← 16 bit wire \swarrow 2 ← 2 bit wire

Data Path Components

ALU

- Accepts inputs from register file and from sign-extended bits from IR (immediate field)
- Output goes to bus
 - Used by condition code logic, register file, memory

Register File

- Two read addresses (SR_1, SR_2), one write address (WR)
- Input from bus
 - result of ALU operation or memory read
- Two 16-bit outputs
 - Used by ALU, PC, memory address
 - data for store instructions passes through ALU

PC and PCMUX

- Three inputs to PC controlled by PCMUX
 - 1) $PC + 1$ - FETCH stage
 - 2) Address addr - BR, JMP
 - 3) bus - TRAP-C

MAR and MARMUX

- Two inputs to MAR, controlled by MARMUX
 - 1) Address addr - LD/ST; LDR/STR
 - 2) zero-extended IR [7:0] - TRAP

Condition Code Logic

- Looks at value on the bus and generate N, Z, P signals
- Registers set only when control unit enables them (LD, CC)
 - Only certain instruction set the codes (ADD, AND, NOT, LD, LDI, LDR, LEA)

Control Unit - Finite State Machines


- On each machine cycle, changes control signals for next phase of instruction processing
 - who drives the bus? (Gate PC, Gate ALU, ...)
 - which registers are write enabled? (LD, IR, LD, REA, ...)
 - which operation should ALU perform? (ALUK)
- Logic includes decoder for opcode ect.

SR₁, SR₂, MAR & Special from Control unit.

Mem = 1 RTU = 0 - memory access memory		10	29	2
1-bit	LD, MDR	2-bit		
	LD, MAR		3-bit	
	LD, IR		SR ₁	
	LD, PC		SR ₂	
	LD, REG		DR	

Read
Store in read register value

5-34




Address	Instruction
x3000	1110 001
x3001	0101 011
x3002	0101 010
x3003	0001 010
x3004	0000 010
x3005	0110 100
x3006	0001 011
x3007	0001 001
x3008	0001 010
x3009	0000 111

Application Program, Algorithms, Language - W/A/2021


Problem Solving + Debugging

- write instructions
- systematic decompositions
- decompose into smaller subtasks
- Examining break points / Memory address mem.


Three based constructs



TOL IS the problem specfor enough?



example



get char



do A then do B
 if G then do H
 for each X, do Y
 do until W


Sequential
 Conditional
 Iterative
 Iterative

Same Successor Task
 Sequential instructions naturally flow

11/3/2021

Conditional / Iterative

• Create code ahead converts into M, Z, or P
 Example "if R₀ = R1?"
 code: Subtract R₀ from R₁
 if equal, 2 bit will be set



Types of errors

Syntax Error

- * typing error.
- * almost any bit pattern corresponds to some legal instruction

Logic Errors

- * program is ~~not~~ legal but logically wrong

Data Errors

- * input data is different than what was expected
- * test the program with a variety of inputs

Tracing a program

Single Stepper

- * execute one instruction at a time
- * \rightarrow can be tedious but very useful

Break Point

- * break at a specific point

Watch Points


- * When a certain memory changes causes a break

Cross Compiler

\rightarrow writing instruction set on other hardware

① - check logical negation
 (1a) if false then ~~goto~~ branch (pos is true)
 brnz

(1b) if true run else jump (pos is false)



0101 011 011 1 0000; ^ R3, 0
 0001 011 011 1 0100; ^ R3, 10
 if (R3 > 0)
 R4 = 10

Dest. ptr.
 Load
 or Store Memers

Chapter 7 / 9.2

11/9/2021

Assembly language - Implementation:

Computers see 0001 10 001 0000 10

Humans write ADD R3 R2 R6; increment index reg.

Assembler - a program that converts human instructions into computer's language (binary)

hex always starts w/ "x"

~~0~~ .ORIG x3050 - the dot is a directive to machine

label AGAIN → where the program originates

Cannot begin w/ a dot "."
 Cannot be reserved string
 Cannot begin w/ a Number

RRs

BR - "Branch" specify N Z P
 BR, BRZ, BRNZ, BRN, BRZP, BRNZP

offsets - (Rem/ret) - # of instructions
 + 1 * -1 to go backward

AGAIN ADD R3, R2, R2
 ADD R1, R1, #4
 BRP AGAIN

R3 * R2 = ?
 for (int i = 0; i < 0; i--)
 { R3 + R2 ← 5 }

- BLKW 1 → clear.
- FILL x0006 → fill this location with .
- END

Each line is one of the following:

- instruction, assemble directive, a comment

Operands

ADD AND LD

Operands

- register
- number # (decimal) or x(hex) or b(binary)
- label

Label - Placed at beginning, assigns symbol name

comment ← anything after ";"
 ignored by assembler



opcode	operand
• ORG	address
• END	
• BLKW	n
• FILL	n
• STRINGZ	n-character string

starting address of program
 ending of program
 allocate n words to storage
 allocate one word, but with value
 allocate n1 characters
 initialize n characters and null ten

LEA & LDR \approx 2 ways to access memory

TRAP codes - pseudo instructions

Code	Equivalent	Description
HALT	Trap x25	HALT execution and print message to console
INT	Trap x23	Print prompt on console read and echo one char.
OUT	Trap x21	Write one character to console
GETC	Trap x20	Read one key byte \leftarrow R5 [17:0]
PUTS	Trap x22	Write null-terminated string to console

Style - Guidelines

- 1 - have header
- 2 - start labels
- 3 - use comments

11/10/2021

• ORIG
• END
• BLKW
• FILL
• STRING2

Starting address

n-character string

\leftarrow Create escape if char is 0

Example:

```
x3000   .ORIG   x3000
x3001   LEA    R2, charprint1
x3002   LDR    R0, R2, #0
x3003   OUT   R0, charprint2
x3004   OUT
x3005   charprint1 .FILL x0041
x3006   charprint2 .FILL x0042
```


Cc	R0	R1	R2	R3	R4	R5	R6	R7	R8	R9	R10	R11	R12	R13	R14	R15

JSR Instruction

7-20


JSR 0100, PC offset // should write R7

Jumps to a location → like branch but does not require a condition



JSRR 0100, Base, 000000 // should write R7

Just like JSR but w/ address (floating range)



Returning from a subroutine

RET (JMP R7) gets us back to calling routine & just like jmp


1100, 000, 1111, 000000

Write subroutine first

- Using subroutines
- ✓ address (label bound to its address)
- ✓ function (What does it do?)
- ✓ Argument (Where to pass data in)
- ✓ Return (Where to get computed data)

↳ callee-save
 □ save anything that the subroutine will alter internally
 □ it's good practice to restore incoming to their original value

Assembly Process — Convert .asm to .obj 11/15/2021



First Pass

- Scan program file
- find all labels and calculate the address

Second Pass

- Convert instructions to machine language
- use information from Symbol Table

Loading → more sophisticated loaders able to relocate

* must readjust branch targets

Linking — Supposed define a symbol in one module

* some notation such as `.EXTERNAL` used to tell a symbol is defined in another module

* linker will search symbol tables of another module

saved register

Chapter 17 - wrap up code snippets

11 17 21


- read character
- write character
- if-then-else
- while loop
- for loop
- sub-routine-count-down
- stack-req

I/O Behavior

data rate

- CPU tells device where to go
- CPU checks whether task is done

Controller * (Control/Status Registers)



Device electronics

- Performs actual operation
ie - pixels on a screen

Programming Interface

How are devices identified?

memory mapped VS. Special instructions

How is it timed / transfer managed?


asynchronous VS. synchronous

who controls transfer?

CPU (polling) VS device (interrupts)

Instructions

- designate operands for I/O
- register and operation encoded in instruction



Memory-mapped

- assign a memory address to each device reg
- use data movement instructions (LD/ST)

Bandwidth in given time how many bits can a machine get back

Synchronous: *

Asynchronous:


polling

→ CPU keeps checking "are we there yet?"

Interrupts

→ device sends signal when new data arrives

KBSPER . . . FULL . . . xFE00



2.3 TRAP Mechanism

1. List of I/O routines

2. table starting address

• stored in $\times 600K$ memory
 • called System Control Block

3. TRAP instruction

• Used by program to transfer control to OS
 • 8-bit trap vector named one of the 156 I/O routines


4. A linkage back to the user program

• first instruction to execute immediately after the trap

TRAP [1111 | 0000 | trap vector 8]

Trap vector - - -

3-33



TOL Memory mapped I/O, Status Register,


Chapter 8 - In/output & Create of Traps

x FE00
 x FE02
 x FE04
 x FE06

KBSR
 KBDR
 DSR
 DPR

Keyboard Status Reg.
 Keyboard Data Reg.
 Display Status Reg.
 Display Data - Reg.

Trap Service Routines are located at address after 000FF and before 03000




Interrupt - Driver I/O

External device can

- ① force currently executing program to stop
- ② Have the processor satisfy device's needs
- ③ Resume the stopped program

ready bit / interrupts enable bit.



• Overview

12 8 21

- Boolean logic - representation
- One's, two's, floating,

Chapter 7

- assembly - prefixes, special, labels, #x literals
- macros - Pass argument to register
- Assembler

(example) → linker attach program starts when linking codes

Chapter 8 I/O

- Asynchronous v. Synchronous
- Review polled v. interrupt-driven
- Trap service routine.

Static v. dynamic linking
 need a standard library
 → creates binary decides
 the logical start points
 of std. library relative to code
 • adjusts the machine code

Static Linking
 Great C
 → Stores Rq

